Notice of References Cited Application/Control No. O9/915,437 Applicant(s)/Patent Under Reexamination DHONG ET AL. Examiner Binh C. Tat Art Unit Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	ပ	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	κ	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Yee et al., "Dynamic Logic Synthesis," IEEE. Jan 1997, pp. 345-348
	٧	Puri et al. "Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis" IEEE 1996, pp 2-8.
	V	
	×	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.